## Chapter 3

## Arithmetic for Computers



FIGURE 3.1 Binary addition, showing carries from right to left. The rightmost bit adds 1 to 0 , resulting in the sum of this bit being 1 and the carry out from this bit being 0 . Hence, the operation for the second digit to the right is 01111 . This generates a 0 for this sum bit and a carry out of 1 . The third digit is the sum of 11111 , resulting in a carry out of 1 and a sum bit of 1 . The fourth bit is 11010 , yielding a 1 sum and no carry.

| Operation | Operand $\mathbf{A}$ | Operand B | Result <br> indicating overflow |
| :---: | :---: | :---: | :---: |
| $A+B$ | $\geq 0$ | $\geq 0$ | $<0$ |
| $A+B$ | $<0$ | $<0$ | $\geq 0$ |
| $A-B$ | $\geq 0$ | $<0$ | $<0$ |
| $A-B$ | $<0$ | $\geq 0$ | $\geq 0$ |

FIGURE 3.2 Overflow conditions for addition and subtraction.


FIGURE 3.3 First version of the multiplication hardware. The Multiplicand register, ALU, and Product register are all 64 bits wide, with only the Multiplier register containing 32 bits. (Appendix B describes ALUs.) The 32 -bit multiplicand starts in the right half of the Multiplicand register and is shifted left 1 bit on each step. The multiplier is shifted in the opposite direction at each step. The algorithm starts with the product initialized to 0 . Control decides when to shift the Multiplicand and Multiplier registers and when to write new values into the Product register.


FIGURE 3.4 The first multiplication algorithm, using the hardware shown in Figure 3.3. If the least significant bit of the multiplier is 1 , add the multiplicand to the product. If not, go to the next step. Shift the multiplicand left and the multiplier right in the next two steps. These three steps are repeated 32 times.


FIGURE 3.5 Refined version of the multiplication hardware. Compare with the first version in Figure 3.3. The Multiplicand register, ALU, and Multiplier register are all 32 bits wide, with only the Product register left at 64 bits. Now the product is shifted right. The separate Multiplier register also disappeared. The multiplier is placed instead in the right half of the Product register. These changes are highlighted in color. (The Product register should really be 65 bits to hold the carry out of the adder, but it's shown here as 64 bits to highlight the evolution from Figure 3.3.)

| Iteration | Step | Multiplier | Multiplicand | Product |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Initial values | 0011 | 00000010 | 00000000 |
| 1 | 1a: $1 \Rightarrow$ Prod = Prod + Mcand | 0011 | 00000010 | 00000010 |
|  | 2: Shift left Multiplicand | 0011 | 00000100 | 00000010 |
|  | 3: Shift right Multiplier | 0001 | 00000100 | 00000010 |
| 2 | 1a: $1 \Rightarrow$ Prod $=$ Prod + Mcand | 0001 | 00000100 | 00000110 |
|  | 2: Shift left Multiplicand | 0001 | 00001000 | 00000110 |
|  | 3: Shift right Multiplier | 0000 | 00001000 | 00000110 |
| 3 | 1: $0 \Rightarrow$ No operation | 0000 | 00001000 | 00000110 |
|  | 2: Shift left Multiplicand | 0000 | 00010000 | 00000110 |
|  | 3: Shift right Multiplier | 0000 | 00010000 | 00000110 |
| 4 | 1: $0 \Rightarrow$ No operation | 0000 | 00010000 | 00000110 |
|  | 2: Shift left Multiplicand | 0000 | 00100000 | 00000110 |
|  | 3: Shift right Multiplier | 0000 | 00100000 | 00000110 |

FIGURE 3.6 Multiply example using algorithm in Figure 3.4. The bit examined to determine the next step is circled in color.


FIGURE 3.7 Fast multiplication hardware. Rather than use a single 32-bit adder 31 times, this hardware "unrolls the loop" to use 31 adders and then organizes them to minimize delay.


FIGURE 3.8 First version of the division hardware. The Divisor register, ALU, and Remainder register are all 64 bits wide, with only the Quotient register being 32 bits. The 32 -bit divisor starts in the left half of the Divisor register and is shifted right 1 bit each iteration. The remainder is initialized with the dividend. Control decides when to shift the Divisor and Quotient registers and when to write the new value into the Remainder register.


FIGURE 3.9 A division algorithm, using the hardware in Figure 3.8. If the remainder is positive, the divisor did go into the dividend, so step 2a generates a 1 in the quotient. A negative remainder after step 1 means that the divisor did not go into the dividend, so step 2 b generates a 0 in the quotient and adds the divisor to the remainder, thereby reversing the subtraction of step 1 . The final shift, in step 3, aligns the divisor properly, relative to the dividend for the next iteration. These steps are repeated 33 times.

| Iteration | Step | Quotient | Divisor | Remainder |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Initial values | 0000 | 00100000 | 00000111 |
| 1 | 1: Rem = Rem - Div | 0000 | 00100000 | (1)110 0111 |
|  | 2b: Rem $<0 \Rightarrow+$ Div, s\\| Q, Q0 $=0$ | 0000 | 00100000 | 00000111 |
|  | 3: Shift Div right | 0000 | 00010000 | 00000111 |
| 2 | 1: Rem = Rem - Div | 0000 | 00010000 | (1)1110111 |
|  | 2b: Rem $<0 \Rightarrow+$ Div, s\\| Q, Q0 $=0$ | 0000 | 00010000 | 00000111 |
|  | 3: Shift Div right | 0000 | 00001000 | 00000111 |
| 3 | 1: Rem = Rem - Div | 0000 | 00001000 | (1)1111111 |
|  | 2b: Rem $<0 \Rightarrow+$ Div, sll Q, Q0 = 0 | 0000 | 00001000 | 00000111 |
|  | 3: Shift Div right | 0000 | 00000100 | 00000111 |
| 4 | 1: Rem = Rem - Div | 0000 | 00000100 | ©000 0011 |
|  | 2a: Rem $\geq 0 \Rightarrow$ sll $\mathrm{Q}, \mathrm{QO}=1$ | 0001 | 00000100 | 00000011 |
|  | 3: Shift Div right | 0001 | 00000010 | 00000011 |
| 5 | 1: Rem = Rem - Div | 0001 | 00000010 | ©000 0001 |
|  | 2a: Rem $\geq 0 \Rightarrow$ sll $\mathrm{Q}, \mathrm{Q0}=1$ | 0011 | 00000010 | 00000001 |
|  | 3: Shift Div right | 0011 | 00000001 | 00000001 |

FIGURE 3.10 Division example using the algorithm in Figure 3.9. The bit examined to determine the next step is circled in color.


FIGURE 3.11 An improved version of the division hardware. The Divisor register, ALU, and Quotient register are all 32 bits wide, with only the Remainder register left at 64 bits. Compared to Figure 3.8, the ALU and Divisor registers are halved and the remainder is shifted left. This version also combines the Quotient register with the right half of the Remainder register. (As in Figure 3.5, the Remainder register should really be 65 bits to make sure the carry out of the adder is not lost.)

| Category | Instruction |  | Example | Meaning | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic | add | add | \$51.\$52.\$53 | \$51 = \$ $52+\$ 53$ | Three operands; overflow detected |
|  | subtract | sub | \$51.852.\$53 | \$s $1=\$ s 2-\$ s 3$ | Three operands; overflow detected |
|  | add immediate | addi | \$51.\$52.100 | \$ $\$ 1=\$$ s $22+100$ | + constant; overflow detected |
|  | add unsigned | addu | \$51.\$52.\$53 | \$ $51=\$ 52+\$ 53$ | Three operands; overflow undetected |
|  | subtract unsigned | subu | \$51.352.\$53 | \$51 $=$ \$52-\$s3 | Three operands; overflow undetected |
|  | add immediate unsigned | addiu | \$s1.9s2.100 | \$s $1=\$$ s $2+100$ | + constant; overflow undetected |
|  | move from coprocessor register | mfc 0 | \$s1.\$epc | \$ $51=\$ \mathrm{epc}$ | Copy Exception PC + special regs |
|  | multiply | mu1t. | \$52.553 | Hi, Lo $=$ \$5 $2 \times$ \$ 53 | 64-bit signed product in Hi, Lo |
|  | multiply unsigned | multu | \$52.953 | Hi, Lo $=\$$ S $2 \times \$ 53$ | 64 -bit unsigned product in Hi , Lo |
|  | divide | div | 552.583 | $\begin{aligned} & L 0=\$ s 2 / \$ s 3, \\ & H 1=\$ 52 \bmod \$ 53 \end{aligned}$ | Lo $=$ quotient, $\mathrm{Hi}=$ remainder |
|  | divide unsigned | divu | \$52.5s3 | $\begin{aligned} & L 0=\$ 52 / 553, \\ & H \mathrm{H}=352 \bmod \$ 53 \end{aligned}$ | Unsigned quotient and remainder |
|  | move from Hi | mfhi | 5s1 | S $51=\mathrm{HI}$ | Used to get copy of Hi |
|  | move from Lo | mflo | \$51 | \$51 $=$ Lo | Used to get copy of Lo |
| Data transfer | load word | TW | \$51.20(\$52) | \$51 = Memory[\$52 + 20] | Word from memory to register |
|  | store word | SW | \$ $\$ 1.20$ (\$s2) | Memory[\$\$2 + 20] $=\$$ \$1 | Word from register to memory |
|  | load half unsigned | 1hu | \$51.20(\$52) | \$ $51=$ Memory $[\$ 52+20]$ | Halfword memory to register |
|  | store half | sh | \$51.20(\$52) | Memory[\$s2 + 20] $=\$$ s 1 | Halfword register to memory |
|  | load byte unsigned | 1bu | \$ $\$ 1.20$ (\$s2) | \$ $\$ 1=$ Memory $[\$ \$ 2+20]$ | Byte from memory to register |
|  | store byte | sb | \$s1.20(\$s2) | Memory[\$s2 +20$]=\$ 51$ | Byte from register to memory |
|  | load linked word | 11 | \$51.20(\$52) | \$51 = Memory [\$52+20] | Load word as 1st half of atomic swap |
|  | store conditional word | SC | \$51,20(\$52) | $\begin{aligned} & \text { Memory }[\$ s 2+20]=\$ s 1 ; \$ s 1=0 \\ & \text { or } 1 \end{aligned}$ | Store word as 2nd half atomic swap |
|  | load upper immediate | 1ut | \$s1,100 | \$ 1 1 $=100 * 2^{16}$ | Loads constant in upper 16 bits |
| Logical | AND | AND | \$51.9s2.\$53 | \$51 $=\$$ \$ 2 \& \$ $\$ 3$ | Three reg. operands; bit-by-bit AND |
|  | OR | OR | \$51.\$52.\$53 | \$51-\$52 \| $\$ 53$ | Three reg. operands; bit-by-bit OR |
|  | NOR | NOR | \$ $51.3 \$ 2.5 \$ 3$ | \$51 $=\sim(\$ 52 \mid \$ 53)$ | Three reg. operands; bit-by-bit NOR |
|  | AND immediate | ANOI | \$\$1.\$52.100 | \$ $\$ 1=\$$ \$ 2 \& 100 | Bit-by-bit AND with constant |
|  | OR immediate | ORi | \$51.\$52.100 | \$s $1-\$ \$^{2} \mid 100$ | Bit-by-bit OR with constant |
|  | shift left logical | s 11 | \$51.\$52.10 | \$s $1-\$ 52 \ll 10$ | Shift left by constant |
|  | shift right logical | sr1 | \$51.\$\$2.10 | \$ $51=\$$ s $2 \gg 10$ | Shift right by constant |
| Conditional branch | branch on equal | beq | \$51.\$52.25 | if (\$s1 $=$ \$s2) go to $P \mathrm{PC}+4+100$ | Equal test; PC-relative branch |
|  | branch on not equal | bne | \$51.582.25 | if (\$ \$1 ! ${ }^{\text {s }}$ S2) go to PC $+4+100$ | Not equal test; PC-relative |
|  | set on less than | sit | \$51.5s2.5s3 | $\begin{aligned} & \text { if }(\$ s 2<\$ s 3) \$ s 1=1 ; \\ & \text { else } \$ s 1=0 \end{aligned}$ | Compare less than; two's complement |
|  | set less than immediate | s1ti | \$s1.\$s2.100 | $\begin{aligned} & \text { if }(\$ \$ 2<100) \quad \$ \mathrm{~s} 1=1 ; \\ & \text { else } \$ s 1=0 \end{aligned}$ | Compare < constant; two's complement |
|  | set less than unsigned | situ | \$s1.\$52.5s3 | $\begin{aligned} & \text { if }(\$ s 2<\$ s 3) \quad \$ s 1=1 ; \\ & \text { else } \$ s 1=0 \end{aligned}$ | Compare less than; natural numbers |
|  | set less than immediate unsigned | sitiu | \$51,\$52.100 | $\begin{aligned} & \text { if }(\$ \$ 2<100) \quad \$ 51=1 ; \\ & \text { else } \$ 51=0 \end{aligned}$ | Compare < constant; natural numbers |
| Unconditional jump | jump | j | 2500 | go to 10000 | Jump to target address |
|  | jump register | jr | Sra | go to \$ ra | For switch, procedure return |
|  | jump and link | jal | 2500 | Sra $=$ PC +4 ; go to 10000 | For procedure call |

FIGURE 3.12 MIPS core architecture. The memory and registers of the MIPS architecture are not included for space reasons, but this section added the Hi and Lo registers to support multiply and divide. MIPS machine language is listed in the MIPS Reference Data Card at the front of this book.

| Single precision |  | Double precision |  | Object represented |
| :---: | :---: | :---: | :---: | :---: |
| Exponent | Fraction | Exponent | Fraction |  |
| 0 | 0 | 0 | 0 | 0 |
| 0 | Nonzero | 0 | Nonzero | $\pm$ denormalized number |
| $1-254$ | Anything | $1-2046$ | Anything | $\pm$ floating-point number |
| 255 | 0 | 2047 | 0 | $\pm$ infinity |
| 255 | Nonzero | 2047 | Nonzero | NaN (Not a Number) |

FIGURE 3.13 EEE 754 encoding of floating-point numbers. A separate sign bit determines the sign. Denormalized numbers are described in the Elaboration on page 222. This information is also found in Column 4 of the MIPS Reference Data Card at the front of this book.


FIGURE 3.14 Floating-point addition. The normal path is to execute steps 3 and 4 once, but if rounding causes the sum to be unnormalized, we must repeat step 3.


FIGURE 3.15 Block diagram of an arithmetic unit dedicated to floating-point addition. The steps of Figure 3.14 correspond to each block, from top to bottom. First, the exponent of one operand is subtracted from the other using the small ALU to determine which is larger and by how much. This difference controls the three multiplexors; from left to right, they select the larger exponent, the significand of the smaller number, and the significand of the larger number. The smaller significand is shifted right, and then the significands are added together using the big ALU. The normalization step then shifts the sum left or right and increments or decrements the exponent. Rounding then creates the final result, which may require normalizing again to produce the actual final result.


FIGURE 3.16 Floating-point multiplication. The normal path is to execute steps 3 and 4 once, but if rounding causes the sum to be unnormalized, we must repeat step 3 .

MIPS floating-point operands

| Name | Example | Comments |
| :---: | :---: | :---: |
| 32 floating. point registers | \$f0, \$+1, \$f2..... \$f31 | MIPS floating.point registers are used in pairs for double precision numbers. |
| $2^{30}$ memory words | Memory[0], <br> Memory[4], <br> Memory[4294967292] | Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4 . Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls. |

MIPS floating-point assembly language

| Category | Instruction |  | Example | Meaning | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic | FP add single | add.s | \$f2. $\$ \mathrm{f4} 4 . \$ \mathrm{f6}$ | \$f2 - \$f4 + \$f6 | FP add (single precision) |
|  | FP subtract single | 5ub. 5 | \$f2.\$f4.\$f6 | \$f2 - \$f4 - \$ff6 | FP sub (single precision) |
|  | FP multiply single | mul. 5 | \$ $+2 . \$ f 4 . \$ f 6$ | \$f2 - \$f4 $\times$ \$ 56 | FP multiply (single precision) |
|  | FP divide single | div. 5 | \$ $+2.894 . \$ 96$ | \$ $\$+2-\$+4 / 3+6$ | FP divide (single precision) |
|  | FP add double | add. d | \$ $52 . \$+4 . \$ f 6$ |  | FP add (double precision) |
|  | FP subtract double | sub.d | \$f2. $\$$ f4. $\$$ f6 |  | FP sub (double precision) |
|  | FP multiply double | mul. d | \$f2.\$f4.\$f6 | \$f2 | FP multiply (double precision) |
|  | FP divide double | div.d | \$f2,\$f4.8f6 | \$f2 $=\$ 74 / \$ f 6$ | FP divide (double precision) |
| Data transfer | load word copr, 1 | 1 WCl | \$f1.100(\$52) | \$f1 $=$ Memory [\$s2 +100$]$ | 32-bit data to FP register |
|  | store word copr. 1 | SWCl | \$f1.100(\$52) | Memory[\$s $2+100]=$ ffl | 32-bit data to memory |
| Conditional branch | branch on FP true | belt | 25 | $\begin{aligned} & \text { if (cond }=1 \text { ) go to } P C+4 \\ & +100 \end{aligned}$ | PC -relative branch if FP cond. |
|  | branch on FP false | belf | 25 | $\begin{aligned} & \text { if (cond }==0 \text { ) go to } \mathrm{PC}+4 \\ & +100 \end{aligned}$ | PC -relative branch if not cond. |
|  | FP compare single (eq,ne,lt,le,gt.ge) | c. 1 t .5 | \$+2.\$+4 | $\begin{aligned} \text { if }(\$ f 2 & \$ f 4) \\ \text { cond }=1 ; & \text { else cond }=0 \end{aligned}$ | FP compare less than single precision |
|  | FP compare double (eq,ne,It,le,gt,ge) | c.1t.d | \$ $\ddagger 2 . \$+4$ | $\begin{aligned} & \text { if }(\$ f 2<\$ f 4) \\ & \text { cond }=1 \text {; else cond }=0 \end{aligned}$ | FP compare less than double precision |

MIPS floating-point machine language

| Name | Format | Example |  |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| add.s | R | 17 | 16 | 6 | 4 | 2 | 0 | add.s \$f2.\$f4.\$f6 |
| sub.s | R | 17 | 16 | 6 | 4 | 2 | 1 | sub.s \$f2.\$f4.\$f6 |
| mut.s | R | 17 | 16 | 6 | 4 | 2 | 2 | mul.s \$f2.\$f4.\$f6 |
| div.s | R | 17 | 16 | 6 | 4 | 2 | 3 | div.s \$f2.\$f4.\$f6 |
| add.d | R | 17 | 17 | 6 | 4 | 2 | 0 | add.d \$f2.\$f4.\$f6 |
| sub.d | R | 17 | 17 | 6 | 4 | 2 | 1 | sub.d \$f2.\$f4.5f6 |
| mul.d | R | 17 | 17 | 6 | 4 | 2 | 2 | mu1.d \$f2.\$f4.\$f6 |
| div.d | R | 17 | 17 | 6 | 4 | 2 | 3 | div.d \$f2.\$f4.\$f6 |
| 1 wcl | 1 | 49 | 20 | 2 |  |  |  | TwCl \$f2.100(\$54) |
| swcl | 1 | 57 | 20 | 2 |  |  |  | swcl \$f2.100(\$54) |
| bclt | 1 | 17 | 8 | 1 |  | 5 |  | bclt 25 |
| bclf | 1 | 17 | 8 | 0 |  | 5 |  | bclf 25 |
| c.1t.s | R | 17 | 16 | 4 | 2 | 0 | 60 | c.1t.s \$f2.\$f4 |
| c. 7 t . d | R | 17 | 17 | 4 | 2 | 0 | 60 | c.1t.d \$f2.\$f4 |
| Field size |  | 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits | All MIPS instructions 32 bits |

FIGURE 3.17 MIPS floating-point architecture revealed thus far. See Appendix A, Section A.10, for more detail. This information is also found in column 2 of the MIPS Reference Data Card at the front of this book.

| op(31:26): |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 28-26 | O(000) | 1(001) | 2(010) | 3(011) | 4(100) | 5(101) | 6(110) | 7(111) |
| 31-29 |  |  |  |  |  |  |  |  |
| 0 (000) | Rfmt | Bltz/gez | j | jal | beq | bne | blez | bgtz |
| 1(001) | addi | addiu | siti | sitiu | ANDi | ORi | $\times 0 \mathrm{Ri}$ | lui |
| 2(010) | ILB | FlPt |  |  |  |  |  |  |
| 3(011) |  |  |  |  |  |  |  |  |
| 4(100) | 1b | 1 h | 1w1 | 1w | 1 bu | 1hu | 1wr |  |
| 5(101) | sb | sh | sw1 | sw |  |  | swr |  |
| 6(110) | 1wc0 | 1wCl |  |  |  |  |  |  |
| 7(111) | swco | swC1 |  |  |  |  |  |  |


| 23-21 | 0 (000) | 1(001) | 2(010) | 3(011) | 4(100) | 5(101) | 6(110) | 7(111) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25-24 |  |  |  |  |  |  |  |  |
| 0(00) | mfc1 |  | cfcl |  | mtcl |  | ctc1 |  |
| 1(01) | bcl.c |  |  |  |  |  |  |  |
| 2(10) | $f$ - single | $f$ - double |  |  |  |  |  |  |
| 3(11) |  |  |  |  |  |  |  |  |


|  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 2-0 \\ & 5-3 \end{aligned}$ | O(000) | 1(001) | 2(010) | $3(011)$ | 4(100) | 5(101) | 6(110) | 7(111) |
| 0(000) | add. $f$ | sub. $f$ | mul .f | div.f |  | abs.f | mov. $f$ | neg. $f$ |
| 1(001) |  |  |  |  |  |  |  |  |
| 2(010) |  |  |  |  |  |  |  |  |
| 3(011) |  |  |  |  |  |  |  |  |
| 4(100) | cvt.s.f | cvt.d.f |  |  | cvt.w.f |  |  |  |
| 5(101) |  |  |  |  |  |  |  |  |
| 6(110) | c.f.f | c.un.f | c.eq.f | c.ueq.f | c.olt.f | c.ult.f | c.ole.f | c.ule.f |
| 7(111) | c.sf.f | c.ngle.f | c.seq.f | c.ngl.f | c.it.f | c.nge.f | c.le.f | c.ngt.f |

FIGURE 3.18 MIPS floating-point instruction encoding. This notation gives the value of a field by row and by column. For example, in the top portion of the figure, Iw is found in row number 4 ( 100 two for bits $31-29$ of the instruction) and column number 3 ( 011 two for bits $28-26$ of the instruction), so the corresponding value of the op field (bits 31-26) is 100011 two. Underscore means the field is used elsewhere. For example, FIPt in row 2 and column 1 (op 5010001 two) is defined in the bottom part of the figure. Hence sub.f in row 0 and column 1 of the bottom section means that the funct field (bits 5-0) of the instruction) is 000001 two and the op field (bits 31-26) is 010001 two. Note that the 5 -bit rs field, specified in the middle portion of the figure, determines whether the operation is single precision ( $f 5 \mathrm{~s}$, so rs 5 10000) or double precision ( $f 5 d$, so rs 5 10001). Similarly, bit 16 of the instruction determines if the bc1.c instruction tests for true (bit 16515 .bc1.t) or false (bit 16505 . bc1.f). Instructions in color are described in Chapter 2 or this chapter, with Appendix A covering all instructions. This information is also found in column 2 of the MIPS Reference Data Card at the front of this book.

| Data transfer | Arithmetic | Logical/Compare |
| :---: | :---: | :---: |
| VLDR.F32 | VADD.F32, VADD\{L,W\}\{S8,U8,S16,U16,S32,U32\} | VAND.64, VAND. 128 |
| VSTR.F32 | VSUB.F32, VSUB\{L,W\}\{S8,U8,S16,U16,S32,U32\} | VORR.64, VORR. 128 |
| VLD $\{1,2,3.4\}$. $18,116,132\}$ | VMUL.F32, VMULL\{S8,U8,S16,U16,S32,U32\} | VEOR.64, VEOR. 128 |
| VST $\{1,2,3.4\}$. $18,116,132\}$ | VMLA.F32, VMLAL \{S8,U8,S16,U16,S32,U32\} | VBIC.64, VBIC. 128 |
| VMOV.\{18,I16,I32,F32\}, \#imm | VMLS.F32, VMLSL\{S8,U8,S16,U16,S32,U32\} | VORN.64, VORN. 128 |
| VMVN. $\{18,116,132, F 32\}$, \#imm | VMAX.\{S8,U8,S16,U16,S32,U32,F32\} | VCEQ. $\{18,116,132, F 32\}$ |
| VMOV. $\{164,1128\}$ | VMIN.\{S8,U8,S16,U16,S32,U32,F32\} | VCGE.\{S8,U8,S16,U16,S32,U32,F32\} |
| VMVN. $\{164,1128\}$ | VABS. $\{\mathrm{S} 8, \mathrm{~S} 16, \mathrm{~S} 32, \mathrm{~F} 32\}$ | VCGT.\{S8,U8,S16,U16,S32,U32,F32\} |
|  | VNEG.\{S8,S16,S32,F32\} | VCLE.\{S8,U8,S16,U16,S32,U32,F32\} |
|  | VSHL. $\{\mathrm{S8} 8, \mathrm{U8,S16,U16,S32,S64,U64} \mathrm{\}}$ | VCLT.\{S8,U8,S16,U16,S32,U32,F32\} |
|  | VSHR.\{S8,U8,S16,U16,S32,S64,U64\} | VTST.\{\|8,I16,I32\} |

FIGURE 3.19 Summary of ARM NEON instructions for subword parallelism. We use the curly brackets $\}$ to show optional variations of the basic operations: $\{\mathrm{S} 8, \mathrm{U} 8,8\}$ stand for signed and unsigned 8 -bit integers or 8 -bit data where type doesn't matter, of which 16 fit in a 128 -bit register; $\{\mathrm{S} 16, \mathrm{U} 16,16\}$ stand for signed and unsigned 16 -bit integers or 16 -bit type-less data, of which 8 fit in a 128 -bit register; \{S32,U32,32\} stand for signed and unsigned 32-bit integers or 32-bit type-less data, of which 4 fit in a 128 -bit register; \{S64,U64,64\} stand for signed and unsigned 64-bit integers or type-less 64-bit data, of which 2 fit in a 128-bit register; \{F32\} stand for signed and unsigned 32 -bit floating point numbers, of which 4 fit in a 128 -bit register. Vector Load reads one nelement structure from memory into $1,2,3$, or 4 NEON registers. It loads a single $n$-element structure to one lane (See Section 6.6), and elements of the register that are not loaded are unchanged. Vector Store writes one n-element structure into memory from 1, 2, 3, or 4 NEON registers.

| Data transfer | Arithmetic | Compare |
| :---: | :---: | :---: |
| MOV/A/U)/SS/PS/SD/ PD $\}$ xmm, mem/xmm | ADD (SS/PS/SD/PD 1 xmm,mem/xmm | CMP $\{$ SS/PS/SD/PD $\}$ |
|  | SUB\SS/PS/SD/PDI $\times \mathrm{mm}$, mem/xmm |  |
| MOV (H/L) (PS/PD) <br> xmm, mem/xmm | MUL\SS/PS/SD/PDI $\times$ mm, mem/xmm |  |
|  | DIVISS/PS/SD/PD $\times$ xmm,mem/xmm |  |
|  | SQRT SS/PS/SD/PD) mem/xmm |  |
|  | MAX [SS/PS/SD/PD) mem/xmm |  |
|  | MIN\{SS/PS/SD/PD\} mem/xmm |  |

FIGURE 3.20 The SSE/SSE2 floating-point instructions of the $x 86 . x m m$ means one operand is a 128 -bit SSE2 register, and mem/xmm means the other operand is either in memory or it is an SSE2 register. We use the curly brackets $\}$ to show optional variations of the basic operations: $\{\mathrm{SS}\}$ stands for Scalar Single precision floating point, or one 32-bit operand in a 128 -bit register; \{PS\} stands for Packed Single precision floating point, or four 32 -bit operands in a 128-bit register; \{SD\} stands for Scalar Double precision floating point, or one 64-bit operand in a 128-bit register; \{PD\} stands for Packed Double precision floating point, or two 64-bit operands in a 128 -bit register; $\{A\}$ means the 128-bit operand is aligned in memory; $\{U\}$ means the 128 -bit operand is unaligned in memory; $\{\mathrm{H}\}$ means move the high half of the 128 -bit operand; and $\{\mathrm{L}\}$ means move the low half of the 128 -bit operand.

```
1. void dgemm (int n, double* A, double* B, double* C)
2. (
3. for (int i = 0; i< n; ++i)
4. for (int j = 0; j< n; ++j)
5. {
6. double cij = C[i+j*n]; /* cij = C[i][j] */
7. for( int k = 0; k < n; k++ )
8. cij += A[i+k*n] * B[k+j*n]; /* cij += A[i][k]*B[k][j] */
9. C[i+j*n] = cij; /* C[i][j] = cij */
10. ।
11. }
```

FIGURE 3.21 Unoptimized C version of a double precision matrix multiply, widely known as DGEMM for Double-precision GEneral Matrix Multiply (GEMM). Because we are passing the matrix dimension as the parameter n , this version of DGEMM uses single dimensional versions of matrices $\mathrm{C}, \mathrm{A}$, and B and address arithmetic to get better performance instead of using the more intuitive two-dimensional arrays that we saw in Section 3.5. The comments remind us of this more intuitive notation.

```
1. vmovsd (%r10),%xmm0
2. mov %rsi,%rcx
3. xor %eax,%eax
4. vmovsd (%rcx),%xmm1
5. add %r9,%rcx
6. vmulsd (%r8,%rax,8),%xmm1,%xmm1
7. add $0x1,%rax
8. cmp %eax,%edi
9. vaddsd %xmm1,%xmm0,%xmm0
10. jg 30<dgemm+0\times30>
11. add $0\times1,%r11d
12. vmovsd %xmm0,(%r10)
```

```
# Load 1 element of C into %xmm0
```


# Load 1 element of C into %xmm0

# register %rcx = %rsi

# register %rcx = %rsi

## register %eax = 0

## register %eax = 0

# Load 1 element of B into %xmm1

# Load 1 element of B into %xmm1

# register %rcx = %rcx + %r9

# register %rcx = %rcx + %r9

# Multiply %xmm1, element of A

# Multiply %xmm1, element of A

# register %rax = %rax + 1

# register %rax = %rax + 1

# compare %eax to %edi

# compare %eax to %edi

# Add %xmm1, %xmm0

# Add %xmm1, %xmm0

# jump if %eax > %edi

# jump if %eax > %edi

## register %r11 = %r11 + 1

## register %r11 = %r11 + 1

# Store %xmm0 into C element

```
# Store %xmm0 into C element
```

FIGURE 3.22 The $x 86$ assembly language for the body of the nested loops generated by compiling the optimized C code in Figure 3.21. Although it is dealing with just 64 -bits of data, the compiler uses the AVX version of the instructions instead of SSE2 presumably so that it can use three address per instruction instead of two (see the Elaboration in Section 3.7).

```
    1. 非include <x86intrin.h>
    2. void dgemm (int n, double* A, double* B, double* C)
    3. {
    4. for ( int i=0; i< n; i+=4 )
    5. for ( int j=0; j< n; j++ ) {
    6. __m256d c0 = _mm256_1oad_pd(C+i+j*n); /* c0 = C[i][j] */
    7. for( int k = 0; k< n; k++ )
    8. c0 = _mm256_add_pd(c0, /* c0 += A[i][k]*B[k][j] */
    9. _mm256_mul_pd(_mm256_1oad_pd(A+j+k*n),
10. _mm256_broadcast_sd(B+k+j*n)));
11.
        _mm256_store_pd(C+i+j*n, c0); /* C[i][j] = c0 */
12. }
13. }
```

FIGURE 3.23 Optimized C version of DGEMM using C intrinsics to generate the AVX subword-parallel instructions for the $x 86$. Figure 3.24 shows the assembly language produced by the compiler for the inner loop.

```
1. vmovapd (%r11),%ymm0
2. mov %rbx,%rcx
3. xor %eax,%eax
4. vbroadcastsd (%rax,%r8,1),%ymm1
5. add $0\times8,%rax
6. vmulpd (%rcx),%ymm1,%ymm1
7. add %r9,%rcx
8. cmp %r10,%rax
9. vaddpd %ymm1,%ymm0,%ymm0
10. jne 50<dgemm+0\times50>
11. add $0\times1,%esi
12. vmovapd %ymm0,(%r11)
```

```
#⿰三丨⿰丨三一灬
```

\#⿰三丨⿰丨三一灬

# register %rcx = %rbx

# register %rcx = %rbx

非 register %eax = 0
非 register %eax = 0

# Make 4 copies of B element

# Make 4 copies of B element

\#⿰⿰三丨⿰丨三一㐍 register %rax = %rax + 8
\#⿰⿰三丨⿰丨三一㐍 register %rax = %rax + 8
\#⿰三丨⿰丨三一摬,rallel mul %ymm1,4 A elements
\#⿰三丨⿰丨三一摬,rallel mul %ymm1,4 A elements
非 register %rcx = %rcx + %r9
非 register %rcx = %rcx + %r9

# compare %r10 to %rax

# compare %r10 to %rax

非 Parallel add %ymm1, %ymm0
非 Parallel add %ymm1, %ymm0

# jump if not %rl0 != %rax

# jump if not %rl0 != %rax

# register % esi = % esi + 1

# register % esi = % esi + 1

# Store %ymm0 into 4 C elements

```
# Store %ymm0 into 4 C elements
```

FIGURE 3．24 The x86 assembly language for the body of the nested loops generated by compiling the optimized C code in Figure 3．23．Note the similarities to Figure 3．22，with the primary difference being that the five floating－point operations are now using YMM registers and using the pd versions of the instructions for parallel double precision instead of the sd version for scalar double precision．


FIGURE 3.25 A sampling of newspaper and magazine articles from November 1994, including the New York Times, San Jose Mercury News, San Francisco Chronicle, and Infoworld. The Pentium floating-point divide bug even made the "Top 10 List" of the David Letterman Late Show on television. Intel eventually took a $\$ 300$ million write-off to replace the buggy chips.

| MIPS core instructions | Name | Format | MIPS arithmetic core | Name | Format |
| :---: | :---: | :---: | :---: | :---: | :---: |
| add | add | R | multiply | mult | R |
| add immediate | addi | 1 | multiply unsigned | multu | R |
| add unsigned | addu | R | divide | div | R |
| add immediate unsigned | addiu | I | divide unsigned | divu | R |
| subtract | sub | R | move from Hi | mfhi | R |
| subtract unsigned | subu | R | move from Lo | mflo | R |
| AND | AND | R | move from system control (EPC) | mfc 0 | R |
| AND immediate | ANDi | I | floating-point add single | add.s | R |
| OR | OR | R | floating-point add double | add.d | R |
| OR immediate | ORi | I | floating-point subtract single | sub.s | R |
| NOR | NOR | R | floating-point subtract double | sub.d | R |
| shift left logical | 511 | R | floating-point multiply single | mul.s | R |
| shift right logical | srl | R | floating-point multiply double | mul.d | R |
| load upper immediate | 1ui | 1 | floating-point divide single | div.s | R |
| load word | Iw | 1 | floating-point divide double | div.d | R |
| store word | SW | 1 | load word to floating-point single | 1wcl | I |
| load halfword unsigned | 1hu | 1 | store word to floating-point single | swcl | 1 |
| store halfword | sh | 1 | load word to floating-point double | 1dcl | 1 |
| load byte unsigned | 1 bu | 1 | store word to floating-point double | sdcl | 1 |
| store byte | sb | 1 | branch on floating-point true | bclt | 1 |
| load linked (atomic update) | 11 | 1 | branch on floating-point false | bc1f | 1 |
| store cond. (atomic update) | SC | 1 | floating-point compare single | C. X. 5 | R |
| branch on equal | beq | 1 | ( $\mathrm{x}=\mathrm{eq}, \mathrm{neq}, 1 \mathrm{t}, 1 \mathrm{l}, \mathrm{gt}, \mathrm{ge}$ ) |  |  |
| branch on not equal | bne | 1 | floating-point compare double | c. $\mathrm{x} . \mathrm{d}$ | R |
| jump | j | J | ( $\mathrm{x}=\mathrm{eq}, \mathrm{neq}, 1 \mathrm{t}, 1 \mathrm{l}, \mathrm{gt}, \mathrm{ge}$ ) |  |  |
| jump and link | jal | J |  |  |  |
| jump register | jr | R |  |  |  |
| set less than | s 1 t | R |  |  |  |
| set less than immediate | s1ti | I |  |  |  |
| set less than unsigned | situ | R |  |  |  |
| set less than immediate unsigned | sltiu | 1 |  |  |  |

FIGURE 3.26 The MIPS instruction set. This book concentrates on the instructions in the left column. This information is also found in columns 1 and 2 of the MIPS Reference Data Card at the front of this book.

| Remaining MIPS-32 | Name | Format | Pseudo MIPS | Name | Format |
| :---: | :---: | :---: | :---: | :---: | :---: |
| exclusive or ( $r \mathrm{~s} \oplus(\mathrm{t}$ ) | xor | R | absolute value | abs | rd,rs |
| exclusive or immediate | xori | 1 | negate (signed or $\underline{\text { unsigned) }}$ | neas | rd,rs |
| shift right arithmetic | sra | R | rotate left | rol | rd, rs, rt |
| shift left logical variable | s11v | R | rotate right | ror | rd,rs, rt |
| shift right logical variable | splv | R | multiply and don't check oflw (signed or unns.) | muls | rd,rs,rt |
| shiff right arithmetic variable | srav | R | multiply and check offw (signed or uns.) | mulos | rd,rs, rt |
| move to Hi | mthi | R | divide and check overflow | div | rd, rs, rt |
| move to Lo | mt. 10 | R | divide and don't check overflow | divu | rd, rs, rt |
| load halfword | 1 h | 1 | remainder (signed or ${ }^{\text {unsigned) }}$ | rems | rd, rs, rt |
| load byte | 1 b | 1 | load immediate | 1 i | rd, imm |
| load word left (unaligned) | 1w7 | 1 | load address | 1a | rd,addr |
| load word right (unaligned) | 1wr | 1 | load double | 1 d | rd,addr |
| store word left (unatigned) | SwT | 1 | store double | $5 d$ | rd,addr |
| store word right (unaligned) | swr | 1 | unaligned load word | u1w | rd,addr |
| load linked (atomic update) | 11 | 1 | unaligned store word | usw | rd,addr |
| store cond. (atomic update) | Sc | 1 | unaligned load halfword (signed or uns.) | u1hs | rd,addr |
| move if zero | movz | R | unaligned store halfword | ush | rd,addr |
| move if not zero | movn | R | branch | b | Label |
| multiply and add ( S or uns.) | madds | R | branch on equal zero | beqz | rs,L |
| multiply and subtract (S or $\underline{\text { uns. }}$ ) | msubs | 1 | branch on compare (signed or unsigned) | bxs | rs,rt, L |
| branch on $\geq$ zero and link | bgezal | 1 | ( $\mathrm{x}=1 \mathrm{t}, 1 \mathrm{e}, \mathrm{gt}, \mathrm{ge}$ ) |  |  |
| branch on < zero and link | bltzal | 1 | set equal | seq | rd, rs, rt |
| jump and link register | jalr | R | set not equal | sne | rd, rs, rt |
| branch compare to zero | $b x z$ | 1 | set on compare (signed or $\underline{\text { unsigned) }}$ | sxs | rd, rs, rt |
| branch compare to zero likely | bxzl | 1 | ( $\mathrm{x}=1 \mathrm{t}, 1 \mathrm{e}, \mathrm{gt}, \mathrm{ge}$ ) |  |  |
| ( $\mathrm{x}=1 \mathrm{t}, \mathrm{Te}, \mathrm{gt}, \mathrm{ge}$ ) |  |  |  | 1.f | rd,addr |
| branch compare reg likely | bx1 | 1 | store from floating point ( s or $\underline{d}$ ) | s.f | rd,addr |
| trap if compare reg | tx | R |  |  |  |
| trap if compare immediate | txi | 1 |  |  |  |
| ( $\mathrm{x}=\mathrm{eq}, \mathrm{neq}, 7 \mathrm{t}, 7 \mathrm{l}, \mathrm{gt}, \mathrm{ge}$ ) |  |  |  |  |  |
| return from exception | rfe | R |  |  |  |
| system call | syscall | 1 |  |  |  |
| break (cause exception) | break | 1 |  |  |  |
| move from FP to integer | mfcl | R |  |  |  |
| move to FP from integer | mtcl | R |  |  |  |
| FP move ( s or d ) | mov. $f$ | R |  |  |  |
| FP move if zero ( s or d) | movz.f | R |  |  |  |
| FP move if not zero ( s or $\underline{d}$ ) | moun.f | R |  |  |  |
| FP square root ( $\underline{\text { s or }}$ or ) | sqrt.f | R |  |  |  |
| FP absolute value ( $\underline{\text { s or } \underline{d} \text { ) }}$ | abs.f | R |  |  |  |
| FP negate ( s or $\underline{\text { d }}$ ) | neg.f | R |  |  |  |
| FP convert ( $\mathbf{w}$, s, or d ) | cvt.f.f | R |  |  |  |
| FP compare un ( s or $\underline{d}$ ) | c.xn.f | R |  |  |  |

FIGURE 3.27 Remaining MIPS-32 and Pseudo MIPS instruction sets. $f$ means single (s) or double (d) precision floating-point instructions, and $s$ means signed and unsigned ( u ) versions. MIPS-32 also has FP instructions for multiply and add/sub (madd.f/ msub.f), ceiling (ceil.f), truncate (trunc.f), round (round.f), and reciprocal (recip.f). The underscore represents the letter to include to represent that datatype.

| Core MIPS | Name | Integer | F1. pt. | Arithmetic core + MIPS-32 | Name | Integer | Fl. pt. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| add | add | 0.0\% | 0.0\% | FP add double | add.d | 0.0\% | 10.6\% |
| add immediate | addi | 0.0\% | 0.0\% | FP subtract double | sub.d | 0.0\% | 4.9\% |
| add unsigned | addu | 5.2\% | 3.5\% | FP multiply double | mu7.d | 0.0\% | 15.0\% |
| add immediate unsigned | addiu | 9.0\% | 7.2\% | FP divide double | div.d | 0.0\% | 0.2\% |
| subtract unsigned | subu | 2.2\% | 0.6\% | FP add single | add. 5 | 0.0\% | 1.5\% |
| AND | AND | 0.2\% | 0.1\% | FP subtract single | sub. 5 | 0.0\% | 1.8\% |
| AND immediate | AND i | 0.7\% | 0.2\% | FP multiply single | mu7. 5 | 0.0\% | 2.4\% |
| OR | OR | 4.0\% | 1.2\% | FP divide single | div.s | 0.0\% | 0.2\% |
| OR immediate | ORi | 1.0\% | 0.2\% | load word to FP double | 1.d | 0.0\% | 17.5\% |
| NOR | NOR | 0.4\% | 0.2\% | store word to FP double | s.d | 0.0\% | 4.9\% |
| shift left logical | s 11 | 4.4\% | 1.9\% | load word to FP single | 1.s | 0.0\% | 4.2\% |
| shift right logical | srl | 1.1\% | 0.5\% | store word to FP single | S. S | 0.0\% | 1.1\% |
| load upper immediate | 1ui | 3.3\% | 0.5\% | branch on floating-point true | bclt | 0.0\% | 0.2\% |
| load word | 1w | 18.6\% | 5.8\% | branch on floating-point false | bclf | 0.0\% | 0.2\% |
| store word | SW | 7.6\% | 2.0\% | floating-point compare double | c. X. d | 0.0\% | 0.6\% |
| load byte | 1 bu | 3.7\% | 0.1\% | multiply | mul | 0.0\% | 0.2\% |
| store byte | sb | 0.6\% | 0.0\% | shift right arithmetic | sra | 0.5\% | 0.3\% |
| branch on equal (zero) | beq | 8.6\% | 2.2\% | load half | 1hu | 1.3\% | 0.0\% |
| branch on not equal (zero) | bne | 8.4\% | 1.4\% | store half | sh | 0.1\% | 0.0\% |
| jump and link | jal | 0.7\% | 0.2\% |  |  |  |  |
| jump register | jr | 1.1\% | 0.2\% |  |  |  |  |
| set less than | s1t | 9.9\% | 2.3\% |  |  |  |  |
| set less than immediate | s1ti | 3.1\% | 0.3\% |  |  |  |  |
| set less than unsigned | situ | 3.4\% | 0.8\% |  |  |  |  |
| set less than imm. uns. | sltiu | 1.1\% | 0.1\% |  |  |  |  |

FIGURE 3.28 The frequency of the MIPS instructions for SPEC CPU2006 integer and floating point. All instructions that accounted for at least $0.2 \%$ of the instructions are included in the table. Pseudoinstructions are converted into MIPS-32 before execution, and hence do not appear here.


Unn Fig. 1

|  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | $0111_{\mathrm{two}}=7_{\mathrm{ten}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| + | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | $0110_{\mathrm{two}}=\sigma_{\mathrm{ten}}$ |
| $=$ | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | $1101_{\mathrm{two}}=13_{\mathrm{ten}}$ |

Unn Fig. 2

|  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | $0111_{\text {two }}$ | $=7_{\text {ten }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | $0110_{\text {two }}$ | $=6_{\text {ten }}$ |
| $=$ | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | $0001_{\text {two }}$ | $=1_{\text {ten }}$ |

Unn Fig. 3

|  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | $0111_{\text {two }}=7_{\text {ten }}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| + | 1111 | 1111 | 1111 | 1111 | 1111 | 1111 | 1111 | $1010_{\text {two }}=$ |
| $=$ | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | $0001_{\text {ten }}$ |

Unn Fig. 4

```
addu $t0, $t1, $t2 非 $t0 = sum, but don't trap
xor $t3, $t1, $t2 非 Check if signs differ
slt $t3, $t3, $zero 非 $t3 = 1 if signs differ
bne $t3, $zero, No_overflow 非 $t1, $t2 signs #,
        非 so no overflow
xor $t3, $t0, $t1 非 signs =; sign of sum match too?
    非 $t3 negative if sum sign different
slt $t3, $t3, $zero 非 $t3 = 1 if sum sign different
bne $t3, $zero, Overflow 非 A11 3 signs #; goto overflow
```

Unn Fig． 5

```
addu $t0, $t1, $t2 非 $t0 = sum
nor $t3, $t1, $zero 非 $t3 = NOT $t1
    非 (2's comp - 1: 232 - $t1 - 1)
sltu $t3, $t3, $t2 非(232- $t1 - 1) < $t2
    非 }=>\mp@subsup{2}{}{32}-1<$t1 + $t
bne $t3,$zero,Overflow 非 if(232-1<$t1+$t2) goto overflow
```

Unn Fig． 6


Unn Fig. 7


Unn Fig. 8

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | exponent |  |  |  |  |  |  |  | fraction |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 bit | 8 bits 23 bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Unn Fig. 9

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | exponent |  |  |  |  |  |  |  |  |  |  |  | fraction |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 bit | 11 bits |  |  |  |  |  |  |  |  |  |  |  | 20 bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| fraction (continued) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Unn Fig. 10

$$
\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & . & . & . \\
\hline
\end{array}
$$

Unn Fig. 11

$$
\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & . & . & . \\
\hline
\end{array}
$$

Unn Fig. 12

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Unn Fig. 13

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Unn Fig. 14

$$
\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & . & . & . \\
\hline
\end{array}
$$

Unn Fig. 15

## $1.110_{\text {ten }}$ <br> $9.200_{\text {ten }}$ 0000 0000 <br> 2220 9990 <br> 10212000 <br> ten

Unn Fig. 16

### 1.000 two <br> $\times \quad 1.110_{\text {two }}$ 0000 1000 1000 1000 <br> 1110000 <br> two

Unn Fig. 17

```
void mm (double c[][], double a[][], double b[][])
{
    int i, j, k;
    for (i = 0; i != 32; i = i + 1)
    for (j = 0; j != 32; j = j + 1)
    for (k = 0; k != 32; k = k + 1)
        c[i][j] = c[i][j] + a[i][k] *b[k][j];
}
```

```
        mm:...
            1 i
    $t1, 32 非 $t1 = 32 (row size/loop end)
            1 i
L1: 1i $s1,0 非 j = 0; restart 2nd for 10op
L2: 1i $s2,0 非 k = 0; restart 3rd for 10op
i $s0, 0 非 i = 0; initialize lst for loop
```

```
L3: s11 $t0, $s2, 5 非 $t0 = k * 25 (size of row of b)
    addu $t0, $t0, $s1 非 $t0 = k * size(row) + j
    sl1 $t0, $t0, 3 非 $t0 = byte offset of [k][j]
addu $t0, $a2, $t0 非 $t0 = byte address of b[k][j]
1.d $f16, 0($t0) 非 $f16 = 8 bytes of b[k][j]
```

| ， | \＄t0，\＄s0，5 | 非 $\$$ t0 $=i * 2^{5}$（ size of row of a） |
| :---: | :---: | :---: |
| addu | \＄t0，\＄t0，\＄s2 | 非 \＄t0 $=$ i＊size（row）＋k |
| s 11 | \＄t0，\＄t0， 3 | 非 \＄t0 $=$ byte offset of［i］［k］ |
| addu | \＄t0，\＄a1，\＄t0 | 非 \＄t0＝byte address of a［i］［k］ |
| 1．d | \＄f18，0（\＄t0） | 非 \＄f18＝ 8 bytes of a ［i］［k］ |

Unn Fig． 21

| ddiu |  | 非 \＄$j=j+1$ |
| :---: | :---: | :---: |
| bne | \＄ 1 1，\＄t1，L2 | 非 if（j ！＝32）go to L2 |
| addiu | \＄ $50, \$ 50,1$ | 非 \＄ $\mathrm{i}=\mathrm{i}+1$ |
| bne | \＄ 0 0，\＄t1，L1 | 非 if（i ！＝32）go to L1 |
| ．．． |  |  |

Unn Fig． 22


Table 1

$$
\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & . & . & . \\
\hline
\end{array}
$$

Table 2

$$
\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & . & . & . \\
\hline
\end{array}
$$

Table 3

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 4

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 5

$$
\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & . & . & . \\
\hline
\end{array}
$$

Table 6

| C type | Java type | Data transfers | Operations |
| :---: | :---: | :---: | :---: |
| int | int | 1w, sw, lui | addu, addiu, subu, mult, div, AND, ANDi, OR, ORi, NOR, slt, slti |
| unsigned int | - | 1w, sw, 1ui | addu, addiu, subu, multu, divu, AND, ANDi, OR, ORi, NOR, sltu, sltiu |
| char | - | 1b, sb, 1ui | add, addi, sub, mult, div AND, ANDi, OR, ORi, NOR, slt, slti |
| - | char | 1h. sh, 1ui | addu, addiu, subu, multu, divu, AND, ANDi, OR, ORi, NOR, sltu, sltiu |
| float | float | 1wc1, swcl | add.s, sub.s, mult.s, div.s, c.eq.s, c.1t.s, c.le.s |
| double | double | 1.d, s.d | $\begin{aligned} & \text { add.d, sub.d, mult.d, div.d, c.eq.d, } \\ & \text { c.lt.d, c.le.d } \end{aligned}$ |

Table 7

| Instruction subset | Integer | Fl. pt. |
| :--- | :---: | :---: |
| MIPS core | $98 \%$ | $31 \%$ |
| MIPS arithmetic core | $2 \%$ | $66 \%$ |
| Remaining MIPS-32 | $0 \%$ | $3 \%$ |

Table 8

